The fabrication process to shorten the channel length of poly-silicon PMOS TFT with keeping low leakage current has been investigated. The oxidation after BPSG deposition under the lower source/drain implantation, which can reduce the required offset length, is effective to reduce tha leakage current, and to eliminate the gate-to-drain offset. F+ implantation is 111ot-e effective to increase the Ioo of TFTs by subthreshold swing improvement. This process was also effective to shorten the channel length. Ai the result, Ion of -5x10-e A/pm and Iorr of -1x10-13 A/pm were obtainJd at Vd=-3V for non-offset TFT with 0.8 pm gate length.
Introduction
Recently, poly-Si PMOS TFTs ( The offset length can be reduced by the combination of F* implantation and the oxidation as shown in Fig.3 . Therefore, these processes are expected to reduce the channel -o. 
